圖片僅供參考

SN74LVC573ADWR

Name: SN74LVC573ADWR
Rating: 4.7 (12 reviews)

IC OCT TRANSP D-TYP LATCH 20SOIC

製造商
製造商。部分 #SN74LVC573ADWR
包 20-SOIC (0.295, 7.50mm Width)
資料表 SN74LVC573ADWR DataSheet
有現貨的6075

+BOM RFQ

100%原創；新

24小時準備發貨

365天保修

RFQ&；獲得更多折扣

規格

Supplier	Texas Instruments,Rochester Electronics, LLC
Package	Tape & Reel (TR),Cut Tape (CT),Bulk
Series	74LVC
ProductStatus	Active
LogicType	D-Type Transparent Latch
Circuit	8:8
OutputType	Tri-State
Voltage-Supply	1.65V ~ 3.6V
IndependentCircuits	1
DelayTime-Propagation	2ns
Current-OutputHighLow	24mA, 24mA
OperatingTemperature	-40°C ~ 85°C
MountingType	Surface Mount
Package/Case	20-SOIC (0.295, 7.50mm Width)

概述

Description

SN74LVC573ADWR is an 8-bit D-type transparent latch with 3-state outputs from TI’s SN74LVC family. Key points:
- 8 data inputs (D0–D7) and 8 outputs (Q0–Q7)
- Latch Enable (LE): when LE is high, Q follows D; when LE goes low, Q holds the last latched value
- Output Enable (OE/G): tri-states the outputs when disabled
- Supply voltage: 1.65 V to 3.6 V (low-voltage CMOS)
- Package: 20-pin device (DW suffix indicates the TI package/packaging)
Typical uses: data buffering and storage between devices with different timing, microcontroller/peripheral bus interfacing, and address/data latching.
Notes: for exact electrical specs (propagation delay, output drive, input thresholds, ESD, etc.), refer to the datasheet.

Features

Here are the key features of SN74LVC573ADWR:
- 8-bit D-type transparent latch with 3-state outputs
- D0–D7 data inputs; LE (latch enable) makes the latch transparent (Q follows D while LE is HIGH); data is stored when LE goes LOW
- OE (output enable, active LOW) controls 3-state outputs (enabled when OE is LOW; high-impedance when OE is HIGH)
- Ioff support for partial-power-down (prevents back-powering when Vcc is 0)
- Wide operating voltage: Vcc from 1.65 V to 3.6 V (CMOS LVC family)
- Compatible with standard 1.65–3.6 V logic levels; suitable for bus-oriented buffering and data isolation
- ESD protection and standard CMOS/TTL thresholds; suitable for broad industrial use
- Temperature range typically -40 °C to 85 °C (industrial)
Note: This device is packaged as per the ADWR package code.

Package

SN74LVC573ADWR is packaged in a 20-pin TSSOP (TI package code: DW) supplied on tape-and-reel (R). It’s a 0.65 mm pitch, thin-shrink small-outline package, Pb‑free.

Pinout

Pin count: 20 pins (TSSOP package, suffix DWR).
Function: SN74LVC573A is an octal D-type transparent latch with 3‑state outputs. Key pins:
- D0–D7: eight data inputs
- Q0–Q7: eight outputs
- LE (latch enable): when HIGH, latches are transparent; when LOW, inputs are latched
- OE (output enable, active LOW): when LOW outputs are enabled; when HIGH outputs are high‑impedance
- VCC: supply
- GND: ground
Typical use: capture/hold eight parallel bits and allow bus sharing via OE.

Manufacturer

Manufacturer: Texas Instruments (Texas Instruments Incorporated).
What kind of company: A multinational semiconductor company that designs, manufactures and sells analog, mixed-signal and embedded-processor integrated circuits and related semiconductor products; headquartered in Dallas, Texas and publicly traded (NYSE: TXN).

Application

SN74LVC573ADWR is an 8-bit D-type transparent latch with 3-state outputs. Common applications:
- Demultiplexing multiplexed address/data buses (latching address lines for MCU/MPU interfaces)
- 8-bit bus buffer/driver with tri-state outputs for shared data/address lines
- General-purpose latch/register for data storage, synchronization, and timing control
- Bus isolation/expansion on backplanes or microprocessor buses
- Memory/interface buffering between high-speed logic and slower peripherals

Equivalent

Direct equivalents: any 74LVC573 octal D-type transparent latch with 3‑state outputs from other vendors (e.g. Nexperia 74LVC573, Microchip 74LVC573, ON Semiconductor 74LVC573). Functionally similar alternatives: 74AHC573 or 74HC573 (different voltage/timing characteristics — verify VCC and timing before substitution). Always check pinout, VCC range and timing specs for drop-in compatibility.