圖片僅供參考

SI5315A-C-GM

Name: SI5315A-C-GM
Rating: 4.7 (12 reviews)

IC CLK MULT 8KHZ-644.53MHZ 36QFN

製造商
製造商。部分 #SI5315A-C-GM
包 36-VFQFN Exposed Pad
資料表 SI5315A-C-GM DataSheet
有現貨的2

+BOM RFQ

100%原創；新

24小時準備發貨

365天保修

RFQ&；獲得更多折扣

規格

Supplier	Skyworks Solutions Inc.
Package	Tray
Series	DSPLL®
ProductStatus	Active
PLL	No
MainPurpose	Ethernet, SONET/SDH/PDH, Telecom
Input	CML, CMOS, LVDS, LVPECL
Output	CML, CMOS, LVDS, LVPECL
NumberofCircuits	1
Ratio-Input:Output	2:2
Differential-Input:Output	Yes/Yes
Frequency-Max	644.53MHz
Voltage-Supply	1.71V ~ 3.63V
OperatingTemperature	-40°C ~ 85°C
MountingType	Surface Mount
Package/Case	36-VFQFN Exposed Pad

概述

Description

SI5315A-C-GM is a Silicon Labs programmable clock generator / jitter cleaner. It takes a reference clock and, under I2C control, generates one or more clean output clocks with configurable frequency and timing. It uses a fractional-N PLL/DLL architecture to synthesize system clocks for CPUs, FPGAs, memory interfaces, SerDes, etc., replacing crystals or fixed oscillators. The A-C-GM suffixes denote device revision and package code (GM indicates RoHS-compliant packaging). Key features typically include multiple outputs, programmable drive strength, jitter reduction, spread-spectrum options, and various power‑down/synchronization modes. For exact performance, output counts, timing specs, and the register map, see the Si5315A datasheet and product page.

Features

Key features of SI5315A-C-GM (concise):
- Dual-output, I2C-programmable clock generator/jitter cleaner
- Two independent outputs (CLK0 and CLK1) derived from a common reference
- Flexible frequency synthesis via programmable PLL/multiply/divide (including fractional-N)
- Jitter cleaning to improve phase noise of the reference
- Reference input supports external crystal or oscillator
- Spread-spectrum clocking option to reduce EMI
- Configurable via 2-wire I2C interface; status and lock indicators available
- Output enable, power-down and fault/lock detection features
- Small RoHS-compliant package (GM suffix, standard industrial-temp range)
Note: For exact voltage ranges, temperatures, and package details, refer to the specific datasheet.

Package

8-pin MSOP package (3×3 mm) with exposed pad.

Pinout

- Pin count: 16 pins (QFN package, GM suffix).
- Function: Programmable clock generator/jitter cleaner. It accepts a reference clock and, via I2C programming, generates one or more low-jitter output clocks (clock synthesizer/PLL with multiple outputs).

Manufacturer

- Manufacturer: Silicon Labs (Silicon Laboratories)
- What kind of company: A fabless semiconductor company that designs and markets integrated circuits (e.g., timing/clocking devices) for IoT, automotive, and consumer electronics.

Application

SI5315A-C-GM is a programmable clock generator/PLL with jitter-cleaning. Common applications include:
- Clock generation for CPUs, FPGAs, and ASICs
- SerDes clocking for PCIe, SATA, USB, Ethernet, SGMII
- Memory/storage timing and data-path clocks
- Telecom/backplane timing networks
- Test and measurement equipment requiring low-jitter references
- Embedded systems needing programmable frequency synthesis from a reference

Equivalent

Direct equivalents for SI5315A-C-GM aren’t published; cross-references depend on features. Possible substitutes from other vendors include Cirrus Logic CDCE-series clock generators, IDT multi-output clock families (e.g., 5D/6N/6D), or other Silicon Labs Si53x clock generators with matching outputs and jitter specs. To identify an exact replacement, provide: input reference frequency, number of outputs, output types, max output frequency, jitter, supply voltage, packaging.